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SUMMARY 
The objective of this dissertation is to develop time-domain behavioral models for 
I/O drivers and oscillators for fast simulation and IP protection. For oscillators, 
augmented neural networks (AugNNs) are proposed to capture the oscillatory behavior of 
fixed-frequency oscillators and VCOs. When output buffer is included as a part of the 
oscillator circuit, AugNN-based models are developed taking into account the I/O 
behavior of the oscillator. For tunable drivers with pre-emphasis, state-aware weighting 
functions are proposed, and the dynamic memory characteristics of the driver’s output 
stage are captured using recurrent neural networks (RNNs). The behavior of the tunable 
control parameters is captured. Furthermore, a transition-variational model is discussed 
for the modeling of I/O drivers under overclocking conditions. The proposed models are 
compatible with Verilog-A. 
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CHAPTER 1. INTRODUCTION 
The design process of integrated circuits (ICs) relies on the use of electronic design 
automation (EDA) tools which provide the capability of performing circuit simulations 
for functional verification. However, as complexity of IC designs increases, performing 
such analysis is becoming more and more challenging in terms of the CPU time required 
for transistor-level simulations of the circuits. Behavioral modeling plays an important 
role in the design process of ICs by reducing the CPU time for simulations. This black 
box modeling approach, which is always advantageous for intellectual property (IP) 
protection, is independent of the knowledge of the internal logic of the circuit 
components, and thus doesn’t need to have the same complexity as the transistor-level 
circuit models. It’s worth mentioning that the behavioral model developed will be of little 
use unless it is compatible with existing commercial circuit simulation environment (e.g., 
Spectre, HSPICE, etc.). 
1.1 Background and Motivation  
1.1.1 Behavioral Modeling and Neural Networks 
The objective of behavioral modeling is to find suitable port relations similar to 
the original complex circuit such that the behavioral model is able to minimize the error 
compared to the response of the transistor-level model, as shown in Figure 1. At the same 
time, the behavioral model should be compatible with the existing circuit simulators, and 













Figure 1 – Behavioral modeling for time-domain analysis. 
Recently, machine learning has been widely explored in various areas of 
electronics such as modeling, optimization and inverse design [1]-[15]. Specifically, in 
behavioral modeling, artificial neural networks (ANNs) are shown to be capable of 
capturing the nonlinearities accurately [16]-[18]. Many techniques have been proposed in 
the past to develop behavioral models for nonlinear circuits using ANNs [17]-[19]. The 
advantages that ANNs provide include but are not limited to the following: Firstly, ANNs 
are universal approximators [16], [18] with bounded and monotone-increasing continuous 
nonlinear activation functions in the hidden neurons (in particular, the nonlinear function 
cannot be a polynomial, since the superposition of polynomials is still a polynomial), 
which ensures the effectiveness and flexibility for fitting the model components. 
Secondly, there are several well developed techniques (testing during training, 
regularization, etc.) devised for the training of ANNs to avoid overfitting the target 
functions, which provides the generalization capability of ANNs for multivariate 
modeling. Furthermore, compared to table-formatted models, ANNs, which can be 
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readily implemented in Verilog-A [20] using the common built-in mathematical functions 
and operators, are flexible to use and require less coefficients (just need network bias and 
weight values). Based on the above observations, ANNs are selected as the model 
architecture for the proposed work. 
1.1.2 Modeling of Oscillators 
In the design process of ICs, highly sophisticated transistor-level models are used. 
The entire mixed-signal circuit simulation sometimes can be dominated by certain circuit 
blocks like oscillators which is a key component in analog or digital phase-locked loops 
(PLLs). Behavioral modeling of oscillators plays an important role by reducing the CPU 
time for simulations.  
In [21], a behavioral model is developed for a fixed-frequency oscillator using 
ANNs based on state space representation. The output of the oscillator and its time 
derivatives represent the state of the system. The time-domain behavior is embodied by 
an implicit formulation of the system differential equations which are solved using a 
circuit simulator. The formulation of the system differential equations represent the 
relationship between the output signal of the oscillator, its lower-order time derivatives 
and its higher-order time derivatives, which are learnt using ANNs. This state space 
approach, however, has its limitations. The shape of the oscillatory waveform is critical 
for the success of the state space model. Reference [22] shows an example of a 
trapezoidal oscillatory waveform, where the oscillator output stays invariant and all the 
derivatives go to zero in the plateau region as shown in Figure 2, and as a result, it’s 
impossible for the model to trigger the transition of the system state. 
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Figure 2 – Trapezoidal output waveform of an oscillator. 
Using a similar approach, in [23], a behavioral model is developed for a voltage-
controlled oscillator (VCO). The output of the VCO and its time derivatives are mapped 
to the higher-order time derivatives using ANNs. The difference for VCO modeling is 
that the system response is modified by a control voltage as well. Therefore, in the 
formulation of the system differential equations, the control signal is included as an 
additional input, and the ANNs need to be trained accordingly in order to capture the 
influence of the control signal on the mapping relation. However, as discussed above, this 
VCO modeling approach suffers from the same issue that it is limited by the shape of the 
target waveform, such as the trapezoidal oscillatory waveforms with flat regions. In 
addition, to properly train the ANNs for the state space equations, the training data needs 
to be generated carefully to cover all the possible area of the state space, since incomplete 
space coverage will result in the numerical solution of the differential equations deviating 




1.1.3 Modeling of I/O Drivers 
The transfer of large amounts of data between different components in electronic 
systems relies on high-speed links, where mixed-signal input/output (I/O) drivers play a 
critical role in generating high quality communication signals in the channel. Pre-
emphasis drivers are effective in driving signals though lossy transmission lines, and are 
useful in reducing intersymbol interference (ISI). Signal and power integrity (SPI) and 
timing analysis of digital systems in the design and optimization phase is becoming more 
and more time consuming due to the increasing complexity of driver designs. Therefore, 
being able to model pre-emphasis drivers is important in signal integrity (SI) analysis of 
digital systems. 
There exist several techniques for modeling drivers [24]-[33]. The most popular 
approach is the I/O buffer information specification (IBIS) model [34] from the 
electronics industry alliance (EIA). It is a modeling technique that provides a simple 
table-based buffer model for semiconductor devices. IBIS models can be used to 
characterize current-voltage (I-V) output curves, rising/falling transition waveforms, and 
package parasitic information of the device. IBIS models are based on DC I-V curves 
along with a set of voltage-time (V-t) curves of the driver output voltage and packaging 
parasitic information of the I/O driver. However, the defined equivalent circuit in IBIS 
model decides a-priori the physical effects taken into account, thus leaving limited ability 
to capture advanced features of modern I/O drivers. Moreover, this table-based format 
has limitations in representing characteristics with multivariate dependency (e.g., port 
voltages, control parameters, etc.). IBIS models can also be challenged in accurately 
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capturing the dynamic characteristics of drivers at high data rates, since the dynamic 
characteristics of the driver become predominant when driver excitations become fast. 
As alternative approaches for behavioral modeling, parametric and enhanced 
models have been proposed [35], [36], providing improved accuracy and variation of 
features for modeling I/O drivers of complementary metal oxide semiconductor (CMOS) 
technology. These parametric models suggest a two-piece structure, where two sub-
models are used to capture the I-V behavior of the pull-up and pull-down devices 
respectively, and are multiplied by weighting coefficients which scale the transient 
contributions of the upper and lower devices’ nonlinear current. The weighting 
coefficients, either in table format or represented using weighting functions, are 
generated corresponding to the bit sequence at the input of the driver, and containing the 
timing information of the transition events. However, these models are only applied to 
drivers without pre-emphasis. 
Based on the above approach, [37]-[39] extend the modeling method to model pre-
emphasis drivers. In these models, the same two-piece model structure are used, and the 
pre-emphasis behavior is captured using weighting signals that have the proper shape 
incorporating the multiple level states, i.e., normal high, normal low, strong high and 
strong low. These implementations assume state transitions are spaced sufficiently in 
time so that every new state transition only appears after the I/O driver has reached its 
steady state. However, these models do not address the modeling of pre-emphasis drivers 
when the bit duration is shorter than the pre-emphasis duration, where the above 
assumption is not satisfied. 
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In [40], a physics-based approach is adopted to construct a table-based empirical 
model for the simulation of digital drivers subject to overclocking conditions, where the 
identified nonlinear dynamic model operators of the input port replace the concatenated 
fixed step-input describing functions of the table-based IBIS model and of other 
parametric approaches. However, this modeling approach does not capture the pre-
emphasis characteristics of the driver, and the signals on certain internal nodes of the 
transistor-level devices are revealed and manipulated, thereby leaving this gray-box 
model unfeasible and exposing IP. Moreover, it cannot be applies to tunable drivers with 
control parameters, since the identified nonlinear dynamic model operators are not 
suitable for parameterization. 
1.2 Summary of Contributions  
The objective of this dissertation is to develop time-domain behavioral models for 
drivers and oscillators to enable fast simulation and IP protection. For oscillators, 
augmented neural networks (AugNNs) are proposed to capture the oscillatory behavior of 
fixed-frequency oscillators and VCOs. For drivers, parametric modeling approaches are 
used, and the dynamic memory characteristics of the driver’s output stage are captured 
using recurrent neural networks (RNNs). The proposed models are compatible with 
Verilog-A. In summary, the contributions of the dissertation are listed as follows: 
1. Steady-state oscillator modeling. This work proposes time-domain steady-state 
behavioral models of fixed-frequency oscillators and voltage-controlled 
oscillators, which are not limited to the shapes of the target waveforms.  
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2. Modeling of oscillators including I/O behavior. With output buffer being part of 
an oscillator circuit, the behavior of the buffer needs to be incorporated into the 
modeling of the entire oscillator design. This work proposes the modeling of 
oscillators with output buffers. 
3. Modeling of tunable drivers with pre-emphasis. SI analysis is important in the 
design of ICs. Similarly, power integrity (PI) analysis is critical considering that 
simultaneous switching noise (SSN) can have significant influence on the 
performance of circuits. Therefore, an accurate model for drivers with pre-
emphasis that can be used for both SI and PI analysis is needed. On the other 
hand, in some of the modern driver designs, advanced features emerge such as 
tunable characteristics with control parameters. The driver model developed 
would be of little use unless the tunable characteristics are captured. The 
modeling of tunable drivers with pre-emphasis for SI and PI co-simulation is 
addressed in this work. 
4. Driver modeling for overclocking analysis. When data rate becomes higher and 
higher, overclocking will occur when I/O drivers do not have enough time to 
reach steady state before the next transition. The existing approaches cannot 
accurately capture the overclocking behavior of the I/O drivers. This work 
proposes an accurate driver modeling method for overclocking analysis. 
1.3 Organization of the Dissertation  
The rest of this dissertation is organized as follows: Chapter 2 describes the 
proposed AugNNs for the modeling of oscillators with constant frequency, multi-phase 
oscillators and VCOs. Also in this chapter, AugNN-based models are presented for the 
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modeling of oscillators with output buffers. In Chapter 3, behavioral modeling of tunable 
I/O driver circuits with pre-emphasis for SPI analysis is investigated, where the influence 
of the control parameters is taken into account. A modeling methodology for I/O drivers 
under overclocking conditions is demonstrated in Chapter 4. Finally, Chapter 5 presents 
summary of this work and discussion of some related future work. 
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CHAPTER 2. STEADY-STATE MODELING OF OSCILLATORS 
2.1 Introduction 
 The design process of ICs relies on simulations using EDA tools. Performing 
these simulations for timing analysis, however, is becoming challenging in terms of the 
CPU time required. This is amplified for transistor-level simulations in the design and 
optimization phase due to increasing complexity of IC designs. The entire circuit 
simulation can be sometimes dominated by certain circuit blocks like oscillators which is 
a key component in analog or digital PLLs. Behavioral modeling techniques play an 
important role in reducing this complexity as they require less computing resources and 
still provide accurate numerical results without disclosing any internal circuitry 
information. 
 In [21] and [23], behavioral models are developed for oscillators using artificial 
neural networks based on state space representation. The output of the oscillator and its 
time derivatives represent the state of the system. The time-domain behavior is embodied 
by an implicit formulation of the system differential equations which are solved using a 
circuit simulator. This state space approach, however, has its limitations. The shape of the 
oscillatory waveform is critical for the success of the state space model. Figure 2 shows 
an example of a trapezoidal oscillatory waveform. In the plateau region, the oscillator 
output stays invariant and all the derivatives go to zero. As a result, it’s impossible to 
trigger the transition of the system using the state space approach. In this chapter, a novel 
technique is presented for the time-domain behavioral modeling of oscillators using 
AugNNs. In the proposed method, a feed-forward neural network (FFNN) with a periodic 
unit is developed based on the mathematical formulation of oscillator behavior, where the 
periodic unit can capture the periodicity of the oscillatory output waveform, and the 
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neural network is able to learn the waveform shape properly. Time step values are used as 
an input to the neural network to learn the phase information of the oscillation. The 
resulting model is a black box that hides the details of a transistor circuit and thus 
protects IP. 
2.2 Modeling of Oscillator with Constant Frequency 
2.2.1 Mathematical Model 
 The output waveform of an oscillator with constant frequency in the time-domain 
can be expressed as [41]: 
      (    ∫  )  (1) 
where KOSC is related to the oscillation frequeny, and F() is a periodic function that 
captures the shape of the waveform. In Equation 1, the argument of F(),     ∫  , is the 
total phase. The phase accumulates at a rate of KOSC, and is mapped to the output using 
F(), which is periodic. 
 To derive a behavioral model, we reformulate Equation 1 in the discrete-time 
domain as: 
         (    ∑     
 
   
)  (2) 
where n is the time index in the discrete-time domain. 
2.2.2 Augmented Neural Network for Oscillators 
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In behavioral modeling, ANNs are shown to be capable of capturing the 
nonlinearities accurately [16]-[18]. ANNs provide mappings which can approximate 
input-output nonlinear functions. Since the oscillator is a one-port system, it has no input 
signal. However, it can be seen from Equation 1 that the output of the oscillator depends 
on the total phase which is a function of time step   . Therefore, time is an important 
input for modeling oscillators. Since the phase and time are related and the phase can be 
arbitrary, most neural networks have difficulty in capturing the relationship between 
phase information and output waveforms for oscillators. To capture the periodic 
dependence of the nonlinear behavior of the oscillator for an unbounded total phase, an 
AugNN is proposed as shown in Figure 3. 
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Figure 3 – Proposed augmented neural network for oscillators. 
In the proposed neural network, a periodic unit is introduced and cascaded 
between the input layer and the first hidden layer of an FFNN. The input for the network 
consists of a chronologically-ordered sequence of time steps dt which is fed into the 
periodic unit. Inside the periodic unit, the integral of dt is multiplied by the frequency 
parameter K, after which the modulus operation is performed. The responses of the 
periodic unit can be computed as: 
      ( ∑     
 
   
)         (3) 
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By doing so, the unbounded total phase is mapped to the folded and normalized phase 
within a range of [0, 1). The output of the periodic unit, yp, is fed into the first hidden 
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where                          ,   
 
 is the jth neuron in the current hidden 
layer,      
  is the lth neuron of the preceding layer containing       neurons,   
   
 is the 
weight between them and   
 
 is the bias value of the current neuron. Furthermore, 
        ∑      
        
 
     
   
       (5) 
where      is the neuron in the output layer,     
  is the weight form the lth neuron of the 
precedent layer and      is the bias value of the output neuron, respectively. 
2.2.3 Neural Network Training 
Let the parameters of the augmented neural network be denoted as  ,   
[     ] , where w is the vector of weights, b is the vector of biases for the neurons, K 
is the frequency parameter of the periodic unit, and T denotes transpose. When a set of 
training data is fed into the input layer, the output,        , is compared with the desired 
output,  ̂      , to calculate the training error. The parameters are estimated to minimize 
the difference between the network output         and the transistor-level circuit data, 
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 ̂      . Let Nt be the number of time samples in the training dataset. The objective for 
training the AugNN model is given by: 




∑          ̂       
 
  
   
  (6) 
In order to employ efficient gradient-based training algorithms, derivatives of the 
network output with respect to each parameter in Φ are required to form the Jacobian 
matrix J. A training scheme based on back propagation (BP) is used to calculate the 
derivatives for each layer.  
 
Figure 4 – Mod function:           . 
However, there are points of discontinuity in the output of mod function in the 
periodic unit. As shown in Figure 4, the function,           , is discontinuous when x 
has integer values. But it is important to note that the derivative on the left side of the 
discontinuity is equal to that on the right side, which is 1 here. The same value can be 
assigned to the derivatives of the mod function at the discontinuous points to complete 
the Jacobian matrix for the periodic unit, which can be formulated as: 
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 ∑     
 
   
  
(7) 
Based on this gradient scheme, gradient-based training algorithms such as the 
Levenberg-Marquardt method can be used to train the augmented neural network model. 
Once the model is trained, it can be implemented in Verilog-A. 
2.2.4 Modeling Examples 
To quantify the accuracy of the behavioral model, a figure of merit (FOM) is 
defined as: 
        [  
∑ |               |
 
   
    
]  (8) 
where         and         are the simulation output voltage data of the transistor-level 
model and the behavioral model,    is the reference output voltage range, and N is the 
number of data points [42].  
Test case 1: In order to demonstrate the accuracy of the proposed AugNN model, 
test cases are generated using transistor-level inverter ring oscillator models provided in 
[43]. The generic schematic is shown in Figure 5. The training data is generated using 
Spectre [43].  
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Figure 5 – Schematic of a typical inverter ring oscillator. 
In the first test case, a 0.1689 GHz inverter ring oscillator was designed. The 
transistor-level simulation data is used to train the AugNN with random initializations. 
The one time training process costs 2~3 min. In Figure 6, the output waveform achieved 
using the behavioral model with a hidden layer consisting of 10 neurons is compared to 
the transistor-level model output. It can be seen that the behavioral model is accurate and 
matches well with the actual inverter ring oscillator voltage waveform, and a FOM value 
of 99.85 is achieved. Figure 7 shows the training results of the frequency parameter K, 
which converges to 0.1689×10
9
 after several training iterations. The behavioral model 




Figure 6 – Test case 1 output waveforms for transistor-level oscillator model 
(straight line) and behavioral model (dotted line). 
 
Figure 7 – Plot of the frequency parameter K during the training process. 
Test case 2: In this test case, a behavioral model of a 0.5743 GHz inverter ring 
oscillator is generated. The network model has a hidden layer of 10 neurons. As shown in 
Figure 8, the output waveform of the behavioral model matches accurately with the 
transistor-level circuit output, and a FOM value of 99.90 is achieved. 
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Figure 8 – Test case 2 output waveforms for transistor-level oscillator model 
(straight line) and behavioral model (dotted line). 
Test case 3: In this test case, a modeling example of multi-phase oscillator is 
demonstrated. A quadrature ring oscillator as shown in Figure 9 is used for model 
validation [44], [45]. The oscillator is free running with a constant frequency and has four 
outputs. There is a phase shift of 90° between each successive output. Based on the 
proposed modeling methodology, for multi-output oscillators, an AugNN model is 
developed as shown in Figure 10. Since the outputs of the oscillator are highly correlated 
to each other with respect to the oscillation frequency, an AugNN architecture with the 
same periodic unit shared by the network outputs is necessary.  
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Figure 10 – AugNN model for the quadrature oscillator. 
The network model has a hidden layer consisting of 15 neurons, and 4 output 
neurons corresponding to the quadrature outputs of the oscillator. The training data is 
generated from transistor-level simulation using Spectre. The network parameters are 
initialized randomly. A training mean squared error (MSE) of 6.25E-6 is achieved after 
several iterations, and the frequency parameter converges to 3.2249 GHz. After training, 
the model is implemented in Verilog-A, and simulated using Spectre. Figure 11 shows 
the output waveforms of the transistor-level model and the behavioral model, where a 
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good match can be observed with an MSE of 6.54E-6, and a FOM value of 99.82 is 
achieved. 
 
Figure 11 – Output waveforms for the transistor-level model and the behavioral 
model of the quadrature oscillator. 
2.3 Modeling of Oscillator Including I/O behavior 
In ICs, buffers are widely used as the interface between the internal circuit core 
and the load at the output. Since the buffers are unidirectional, the voltage and current at 
the output port have little influence on the internal activity. In oscillator designs, output 
buffers can be employed to minimize loading of the oscillator core and generate high 
quality signals with enhanced drive strength. Figure 12 shows a scenario where a buffer 









Figure 12 – Oscillator circuit including output buffer. 
The model illustrated above, however, does not take into account output buffer 
behavior and the associated load variations. The model needs to be extended to address 
the modeling of oscillators with output buffers. In this section, an AugNN-based model is 
discussed, where the nonlinear dynamic behavior of the output buffer is taken into 
account using RNNs, and an AugNN with multiple output units is used to capture the 
oscillatory weighting functions controlling the transitions of the buffer. 
2.3.1 Buffer Modeling 
For a buffer circuit, the current at the output port can be expressed as [35], [37]: 
                             (9) 
where       and       are nonlinear dynamic submodels accounting for the output current 
of the last stage of the buffer when the buffer input,   , is at the high (H) and low (L) 
voltage state respectively, and       and       are the weighting functions that help the 
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transitions between the two sub-models. In Equation 9, sub-model function,      , can be 
defined using parametric relations as: 
                         (10) 
where       is the output voltage, and   represents the dependence of sub-model current 
on the previous values of the signals,    and   .  
 
Figure 13 – Buffer output current for input HIGH from transistor-level model (solid 
line) and from RNN model (dotted line). 
For a nonlinear buffer circuit, when the buffer operation is fast, the dynamic 
characteristics of the buffer become predominant, as shown in Figure 13 where a 
piecewise-linear voltage source is connected at the buffer output port and the buffer input 
is set high. In such cases, sub-models need to be capable of capturing the nonlinearity 
associated with the dynamic response of the driver. RNNs, which include feedback paths 
allowing for taking into account the previous samples, are shown to be capable of 
modeling nonlinear dynamic circuits [19], [37]. To efficiently capture the memory effects 
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and the nonlinear dynamic behavior of the buffer, the previous time instances of the 
buffer output voltage and current are considered and the sub-models can be learnt as 
RNN models: 
        
   (
                        
                  
)   
                                                                               
(11) 
where    is the output voltage,   is the sampling time step, and   is referred to as the 
dynamic order of the model, which usually has a value of 1 or 2 for typical buffers [35]. 
It can be seen from Figure 13 that with the inclusion of two previous time instances, the 
output current values learnt by the RNN sub-model match accurately with the transistor-
level simulation results.  
For the weighting functions,       and      , the models in [35] and [37] 
assume time concatenation of the successive transients triggered by the different input 
state transitions. This approach, however, does not apply to oscillators since they do not 
have any input signals. On the other hand, the approach of directly connecting the 
oscillator model to the buffer model may not work well, when the oscillation frequency is 
high where there is not enough time for the buffer to reach steady state before each 
transition. Therefore, a different method of extracting and modeling the weighting 
functions is required. 
2.3.2 AugNN-based Model 
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Based on the above discussion, an AugNN-based model is proposed for 
oscillators with buffers, as shown in Figure 14, where the periodicity of the oscillatory 
weighting functions is captured using an AugNN with multiple output units and the 
nonlinear dynamic behavior of the output stage is captured using RNN sub-models. The 
input for the AugNN consists of a chronologically-ordered sequence of time steps which 
is mapped to the folded and normalized phase within a range of [     by the periodic unit 
[22]. At the output layer, the AugNN generates the weighting coefficients,       and 
     , which scale the transient contributions of the upper and lower devices’ sub-model 
current sources,   
       and   
      , at the buffer output port. It is important to note that 
the use of one AugNN with multiple output units is necessary to ensure the two 

















Figure 14 – Proposed AugNN-based model for oscillators including output buffers. 
The training of the proposed model consists of two parts:  
1) RNN sub-models: The training of the RNN sub-models can be carried out by 
connecting a multilevel piecewise-linear voltage source at the buffer output port to 
generate the excitation identification signals as shown in Figure 13, with the buffer input, 
  , fixed at HIGH and LOW respectively [35], [37]. Once the data is collected, RNNs in 
(11) are trained accordingly to learn the sub-models. 
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2) AugNN: After the sub-models are obtained, the oscillatory weighting 
coefficients need to be extracted for AugNN training. This can be done by running the 
oscillator with the buffer output port connected to two different loads    and   , e.g., a 
50-Ω resistor for load    and the series connection of a     voltage source and a 50-Ω 
resistor for load   . The weighting coefficients can be extracted using the method of 
matrix inversion [35], [37]. Once the weighting functions are extracted, the AugNN can 
be trained using the gradient-based training algorithms in [22] modified for multiple 
output neurons. After the training, the behavioral model is implemented in Verilog-A. 





Figure 15 – Ring oscillator circuit including an output buffer. 
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Figure 16 – Weighting functions extracted (solid line) and learnt by the AugNN 
(dotted line). 
To demonstrate the accuracy and efficiency of the proposed model, a modeling 
example is generated using a transistor-level ring oscillator circuit including an output 
buffer as shown in Figure 15. The transistor-level simulation data generated using 
Spectre is used to train the model. The RNNs for sub-models contain 10 neurons in the 
hidden layer. Based on the method described in the previous section, the weighting 
coefficients are extracted as shown in Figure 16. A training root-mean-squared error 
(RMSE) of 0.0034 is achieved using an AugNN with a hidden layer consisting of 15 
neurons. The oscillation frequency is learnt by the AugNN as the parameter,  , in the 









Figure 17 – Test setup for model validation. 
 
Figure 18 – Output voltage waveform from transistor-level model (solid line) and 
from behavioral model (dotted line). 
To test the performance of the trained model, the oscillator circuit is connected to 
a load resistor of 75 Ω and a capacitor of 1.5 pF in parallel as shown in Figure 17, and 
simulated in Spectre. It can be seen from Figure 18 that the simulation results of the 
behavioral model match well with the transistor-level model. A FOM value of 98.047 is 
achieved in Figure 18, and the behavioral model achieves a reduction in simulation time 
of up to 96%. 
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2.4 Modeling of VCOs 
2.4.1 Mathematical Model 
The steady-state time-domain output waveforms of a VCO with multiple output 
ports can be expressed as: 
[                                 ]   (∫      )  (12) 
where      is the instantaneous frequency,      is the number of outputs, and     is a 
periodic function that captures the shape of the waveforms. Specifically, for an oscillator 
with fixed frequency,      is a constant, whereas, for a VCO,      is a function of the 
frequency control voltage, i.e.,               [41]. In Equation 12, the function 
argument, ∫      , is the total oscillation phase, which accumulates at a rate of     . 
The phase is mapped to the output through    , a periodic function with respect to phase. 
To derive a behavioral model, we reformulate Equation 12 in the discrete-time 
domain as: 
[                                 ]   (∑         
 
   
)  (13) 
where   is the time index in the discrete-time domain. 
2.4.2 Augmented Neural Network for VCOs 
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From Equation 13, we can see that the output of a VCO is a function of the total 
oscillation phase, which can be obtained by integrating the product of the instantaneous 
frequency   and the time step dt. Therefore, time is an inherent input for modeling 
oscillators. However, the total oscillation phase is unbounded, since the phase can be 
arbitrarily large along with the increase of time. As a result, most neural networks will 
fail to capture the phase-output relation of oscillators, since the unbounded input values 
cannot be properly handled. Moreover, for oscillators with multiple ports, the outputs are 
highly correlated with each other in terms of phase. This correlation must be strictly 
retained in the behavioral model to avoid any mismatch in their instantaneous 
frequencies. To overcome these difficulties, a multi-output AugNN is proposed as shown 
in Figure 19, where a periodic unit is introduced. In the following discussion, it can be 
seen that, given the model formulations for VCOs, the model for fixed-frequency 




















Figure 19 – Proposed AugNN model for VCOs. 
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The input for the proposed AugNN consists of the chronologically-ordered 
sequence of time steps dt and the control signal which are fed into the periodic unit. The 
function of the periodic unit is to learn the instantaneous frequency and generate bounded 
oscillation phase. Since the frequency is a function of the control voltage without time 
dependency, this can be done by first capturing   using an FFNN as: 
        
             (14) 
where    
       represents the formulation of the FFNN inside the periodic unit. Then the 
product of the instantaneous frequency   and the time step dt is integrated to obtain the 
total oscillation phase, after which the modulus operation is performed to map the 
unbounded total oscillation phase to the folded phase that is normalized within a range of 
[    . The responses of the periodic unit can be computed as: 
      (∑         
 
   
)        (15) 
The output of the periodic unit,   , and the control signal,   , are used as the input of the 
main FFNN. For an AugNN with multiple outputs, let    be the total number of the 
output neurons, and           be the kth output signal at the nth time sample. The values 
of the nodes in the output layer of the main FFNN are calculated using Figure 19 as: 
[                               ]       
                   (16) 
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where      
       represents the formulation of the main FFNN. For the main and second 
FFNNs, the hyperbolic tangent function,                          , is used as 
the activation function for the hidden neurons. 
2.4.3 AugNN Training 
The training of the network is the process of tuning the network parameters to 
minimize the difference between the transistor-level circuit data  ̂       and the network 
output        , which is defined as the squared error here. For training the multi-output 
AugNN, the objective function is given by: 




∑ ∑            ̂         
 
  
   
  
   
  (17) 
where    is the number of time samples in the training dataset. It’s important to note that 
the training data fed into the network must be in the chronological order to make sure the 
phase integration is calculated correctly. Let the parameters of the AugNN be denoted as 
 ,   [  
   
    
    
 ]
 
, where    and    are the vectors of the weights and 
biases of the main FFNN,    and     are the vectors of the weights and biases of the 
second FFNN inside the periodic unit, and T denotes transpose. Gradient-based training 
algorithms can be used to optimized the network parameters, where the Jacobian matrix J 
is computed using the BP method to calculate the derivatives of the network outputs with 
respect to each parameter in  . The derivatives of the FFNNs can be computed by 








Figure 20 – Recurrent node representation of the integral node in the periodic unit. 
Particularly, the integral operation in the periodic unit can be represented 
equivalently using a recurrent node with a fixed recurrent weight of one, as shown in 
Figure 20. Based on this representation, the integral output,     , is iteratively computed 
as: 
                             (18) 
However, there are discontinuity points brought by the modulus operation            
in the periodic unit, where x has integer values. In order to overcome this discontinuity 
difficulty, the value of one can be used as the derivatives of the mod function at the 
discontinuous points, which is equal to the derivatives on both the left and the right sides 
of the discontinuity. The derivatives for the periodic unit can be formulated as: 
          
    
 ∑
          
     
     
    
 
   
  (19) 
where    [   
    
 ]
 
 is the vector of the parameters of the periodic unit,       
     can be computed for the second FFNN using BP method, and 
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(20) 
where                   can be computed for the main FFNN using BP method. After 
this procedure, the Jacobian matrix of the kth output can be formulated as: 






          
   
          
   
 
           
   
          
    
          
    
 
           






  (21) 
where    [  
   
 ]
 
 is the vector of parameters of the main FFNN. The entire 
Jacobian matrix is then given by: 
   [  
 
  




  (22) 
Using this gradient scheme, the gradient-based training algorithms, the Levenberg-
Marquardt method, can be applied to train the AugNN model, and the corresponding step 
  for updating the network parameters in each training iteration can be calculated as [46]: 
(      )            (23) 
where I is the identity matrix,   is the damping parameter, and 
   [  
   
     
 ]
 
  (24) 
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where 
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  (25) 
After training, the AugNN model can be implemented as a Verilog-A model. 
2.4.4 VCO Modeling Example 
To demonstrate the accuracy of the AugNN model, a modeling example is 
generated using a transistor-level VCO circuit model that has the lowest frequency of 
0.216 GHz and the highest frequency of 0.306 GHz with the control voltage    ranging 
from 1 V to 3 V. Its simplified schematic is shown in Figure 21. 
 
Figure 21 – Simplified schematic of the target VCO. 
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As can be seen that the VCO circuit has single output port. Therefore, the 
proposed AugNN can be simplified with single output unit as shown in Figure 22. The 
training data is generated using Spectre with    varying from 3 V to 1 V in steps of -0.2 
V as shown in Figure 23. When the root-mean-squared error is expressed as a percentage 
of the peak-to-peak amplitude, a training RMSE/p-p of 0.61% is achieved using an 
AugNN containing 20 neurons in the first and 10 neurons in the second hidden layer of 
the origianl FFNN, and 5 neurons in the single hidden layer of the second FFNN in the 
periodic unit. The one time training process costs around 5 min. 
 
Figure 22 – AugNN with single output unit for VCO modeling. 
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Figure 23 – Training waveforms of control voltage (thick solid blue line), and the 
output of transistor-level (thin red line) and behavioral model (dotted line). 
 
Figure 24 – Test waveforms of control voltage (thick solid blue line), and the output 
of transistor-level (thin red line) and behavioral model (dotted line). 
To test the performance of the trained model, a frequency sweep is applied by 
continuously changing    between its maximum and minimum as shown in Figure 24. 
Good agreement between the output of the behavioral and transistor-level model can be 
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observed, while the behavioral model achieves a reduction in simulation time of up to 
93%. A FOM value of 99.15 is achieved. 
2.5 Modeling of VCO Including I/O behavior 
As a key role of the interface between the internal circuit core and the load at the 
output, buffers can be included in the VCO designs as shown in Figure 25. This brings 
extra nonlinear dynamics to the voltage-controlled oscillatory port behavior, which must 
be accurately captured. 
 
Figure 25 – VCO circuit including output buffer. 
2.5.1 AugNN-based Model 
From the previous discussion, it can be seen that the behavior of the I/O circuit 
can be decompose into two parts, where sub-models for HIGH and LOW states and the 
corresponding weighting functions embody the nonlinear dynamic behavior of the output 
port, as shown in Equation 9. For output buffers with VCOs, however, the previous 









simply concatenated fixed-pattern signals but functions of control voltage. Therefore, 






















Figure 26 – Proposed AugNN-based model for VCOs including output buffers. 
Based on above discussion, for VCOs including output buffers, an AugNN-based 
model in Figure 26 is proposed. In the proposed model, an AugNN with two output 
neurons is used to capture the voltage-controlled oscillatory weighting functions, which 
control the transitions of the buffer output stage. Two RNNs are used to capture the sub-
models that take into account the nonlinear dynamic current-voltage relation at the output 
port. The output current can be expressed as: 
        
          
         
          
        (26) 
From Figure 26 it can be seen that the periodic unit of the AugNN maps the total 
oscillation phase to the folded phase normalized within [     periodically for the 
weighting functions,       and      , to oscillate in a controlled manner. It is worth 
mentioning that it is necessary to use one single AugNN with multiple output units to 
retain the phase correlation between the two weighting functions and to ensure the two 
 40 
weighting functions oscillate at the same instantaneous frequency by sharing the same 
periodic unit. 
2.5.2 Modeling Process 
The proposed behavioral model can be obtained by carrying out the following key 
steps. 
1) Dynamic sub-model characterization: In this step, the buffer’s output port is 
driven to obtain the transient voltage and current signals that contain the information on 
its nonlinearities and dynamics. Figure 27 (a) shows the setup required to collect the data 
for sub-model characterization, where the buffer is manually set to HIGH or LOW state, 
and the buffer’s output port is excited using piecewise-linear voltage signals. These 
signals must be carefully designed in order to excite the nonlinear dynamic behavior at 
the output port. Such driving waveforms can be multilevel signals containing different 
slopes and different transition heights. More details regarding identification signals can 
be found in [35] and [37]. For better excitation of the dynamics of the buffer’s output 
port, small signal noise can be added as suggested in [35]. It is important to note that 
these waveforms need to sufficiently cover the range of operating voltages. Therefore, 
transient analysis should be performed for buffer in HIGH and LOW states respectively 
to obtain the corresponding output current signals. Once the data are collected, RNNs are 
trained accordingly to learn the sub-models,   
       and   
      . 
2) Voltage-controlled oscillatory weighting function extraction: After the sub-
models are obtained, the voltage-controlled oscillatory weighting coefficients are 
extracted to train the AugNN. Figure 27 (b) shows the setup required to collect the data 
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for weighting coefficients extraction. In this step, the frequency control port of the VCO 
is fed with step voltage signal to obtain the transient voltage and current signals at the 
output port, which carry information on its voltage-controlled frequency characteristics. 
The step control signal performs a sampling of the control voltage, and covers the range 
of control voltage. It is worth mentioning that each step interval should be at least longer 
than one full oscillation cycle. The output port is connected to a load   . Since two 
unknowns exist, weighting functions,    and   , can be extracted using two different 
loads    and   . A good combination is a resistor for load    and the series connection of 
a     voltage source and a resistor for load    [37]. Matrix inversion can be used to 
extract the weighting functions as: 
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]  (27) 
Using the extracted weighting functions, the training algorithms proposed can be 
applied to train the AugNN. The trained behavioral model can be implemented in 























Figure 27 – Test-benches used for the collection of training data required for model 
generation. (a) Transient analysis for the extraction of nonlinear dynamic sub-
models. (b) Transient analysis for the extraction of weighting functions using step 
control voltage signal. 
2.5.3 Model Validation 
In this modeling example, a VCO circuit that includes the output buffer is 
considered, as shown in Figure 28. The VCO has the lowest frequency of 0.83 GHz and 
the highest frequency of 1.27 GHz with the control voltage vcontrol ranging from 0.2 V to 
0.8 V.  
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Figure 28 – Simplified schematic of the VCO circuit including output buffer. 
The training data is generated from simulations using Spectre to train the model 
shown in Figure 26, based on the modeling process in the previous section. For sub-
models, different dynamic orders are tested, and no further improvement in accuracy was 
found for dynamic orders larger than two. Therefore, a dynamic order of r = 2 was 
adopted. The sampling time step is 5 ps. Each RNN contains a hidden layer consisting of 
10 neurons. The back propagation through time (BPTT) algorithm with the Levenberg-











Figure 29 – (a) Training waveform of control voltage. (b) Weighting function w_H 
extracted and learnt using AugNN. (c) Weighting function w_L extracted and learnt 
using AugNN. 
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For voltage-controlled oscillatory weighting functions extraction, the control 
voltage signal varies from 0.8 V to 0.2 V in steps of 0.06 V, as shown in Figure 29 (a). A 
resistor of 50 Ω is used for loads    and   . Using matrix inversion in Equation 27, the 
weighting functions are extracted and learnt using an AugNN, as shown in Figure 29 (b) 
and (c). The main FFNN of the AugNN contains 20 neurons in the first hidden layer and 
15 neurons in the second hidden layer. And the second FFNN in the periodic unit has a 
single hidden layer of 5 neurons. A training MSE of 2.40E-5 was achieved. After 
training, the RNNs and AugNN are implemented as a behavioral VCO model in Verilog-
A. 
 
Figure 30 – Tuning curve of the VCO obtained from the transistor-level model and 
the behavioral model. 
 46 
To assess the accuracy of the trained model, the tuning curve is shown in Figure 
30. Good agreement can be seen, showing that the nonlinearity of the tuning curve is 








Figure 31 – Model validation setup. 
Furthermore, to test the time-domain performance, the VCO circuit is connected 
to a load resistor of 75 Ω and a capacitor of 0.5 pF in parallel, as shown in Figure 31, 
which is different from the load used for model extraction. A frequency sweep is applied 
by continuously changing the control voltage between the maximum and minimum of the 
tuning range. The simulations are performed using Spectre. Figure 32 shows the 
simulation waveforms, where the results of the behavioral model and the transistor-level 
model match well. An MSE of 8.47E-4 is achieved in Figure 32 with a FOM value of 
98.62. To assess the speed-up, a simulation for a period of 10 ms was tested. The CPU 
time for the transistor-level model was 8 m 43 s, whereas the corresponding time for the 
behavioral model was 33 s using the same computer. The behavioral model achieves a 
simulation time reduction of 94%. An even higher speed-up would be possible for more 
complex oscillator circuits, as the computational time reduction using the behavioral 
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model compared to the transistor-level model increases with increase in the complexity of 
the circuit. 
 
Figure 32 – (a) Control voltage waveform used in the test case. (b) Output 





In this chapter, multi-output AugNNs are proposed for the modeling of steady-
state multi-phase oscillators in time-domain with the corresponding gradient scheme and 
training methodology. For VCOs including output buffers, an AugNN-based model is 
proposed, where RNNs are used to capture the nonlinear dynamic behavior of the buffer, 
and the relation between the frequency and control voltage is learnt explicitly. As a 
black-box approach, the resulting model protects IP. The Verilog-A implementation 
makes the model compatible with existing commercial tools. The fidelity and efficiency 




CHAPTER 3. BEHAVIORAL MODELING OF TUNABLE I/O 
DRIVER WITH PRE-EMPHASIS 
3.1 Introduction 
In ICs, I/O drivers of CMOS technology are widely used as the interface between 
the internal circuit core and the load at the output. Mixed-signal drivers play a critical 
role in generating high quality communication signals in the channels connecting 
different IC blocks. The design and optimization of such high-speed links rely on 
iterative simulations and accurate timing analysis using commercial EDA tools. As the 
circuit complexity increases, however, it is becoming more challenging because of the 
large amount of CPU time required for transistor-level circuit simulations. In these 
scenarios, behavioral models can provide significant speed-up as they reduce the 
complexity of the original transistor-level circuit models. At the same time, behavioral 
models are independent of the knowledge of the internal design of the circuit 
components, and thus protect IP, which is an important advantage. 
Among the existing techniques for modeling drivers, IBIS model is one of the 
most popular approaches [34]. In this approach, however, the physical effects taken into 
account are decided by the pre-defined equivalent circuit, thus leaving limited ability to 
capture advanced features of modern I/O drivers. Moreover, the table-based format has 
limitations in representing characteristics with multivariate dependency. For PI related 
simulations, while some properly prepared models have shown some level of ability to 
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capture power delivery network (PDN) voltage and current behaviors, they are not 
necessarily accurate in capturing the PDN voltage induced timing behavior (jitter). 
As alternative approaches for behavioral modeling, enhanced and parametric 
models have been proposed [35]–[37], [39], [40], [48]–[54], providing improved 
accuracy and variation of features for modeling I/O drivers of CMOS technology. In [35], 
[39], [40], [48]–[50], various driver models have been proposed as well. These models, 
however, do not take into account power supply variation and can be used for SI 
simulations only. In [36], [37], [51], [52], modeling of driver circuits including power 
supply is demonstrated. These approaches, however, do not consider the effects of power 
supply voltage variation on the transition behavior, which can lead to non-negligible 
timing inaccuracy. In [53] and [54], enhanced models are proposed with the inclusion of 
power supply effects on both state switching and sub-models. These models, however, do 
not address the modeling strategy when switched input logic states are shorter than the 
pre-emphasis duration under power supply variation. Moreover, as I/O circuits keep 
evolving, advanced features are emerging in modern driver designs, including control 
parameters which need to be tuned to control the behavior of the driver circuit. However, 
the modeling of these important tunable characteristics has not been discussed in the 
previous models. 
In this chapter, the multi-port behavioral model for tunable drivers with pre-
emphasis including power supply noise is discussed. The formulation of the proposed 
state-aware weighting functions and the finite state machine (FSM) of the model 















Figure 33 – Generic driver electrical structure. 
3.2 Model Structure 
Figure 33 shows a general driver electrical structure. For a driver circuit, the 
current at the output port at a certain time  , can be expressed as the summation of two 
current components [34]–[40], [48]–[54]: 
                                     (28) 
where         and         represent the nonlinear dynamic sub-models accounting for the 
output current of the last stage of the driver when the driver input is at the high (H) and 
low (L) voltage states, respectively. Similarly, the current at the supply port can be 
expressed as: 
                                                   (29) 
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where          and          are the nonlinear dynamic current sub-models of the supply 
port for driver input high and low. In Equation 28 and Equation 29, the sub-model 
functions,       , can be defined using parametric relations as: 
                              
               
(30) 
where       is the output voltage,        is the supply voltage, and   represents the 
dependence of sub-model current on the previous time instances of the signals,    , 
  and    . Sub-model functions can be extracted using the data from measurements or 
transistor-level simulations. In Equation 28 and Equation 29,        are the weighting 
functions that help the transitions of sub-models from one state to the other, and 
particularly          represents the crowbar supply current component during logic 
switching. The occurrence of events relating to up and down transitions is controlled by 
the driver input signal. The extraction of weighting functions can be done using inversion 
of Equation 28 and Equation 29 for two different loads    and    connected to the output 
port when the driver is performing up and down transitions, as discussed in [37], where 
for the output port: 
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]  (31) 
and for the supply port: 
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Once the weighting functions are obtained, the signals representing the input bit pattern 
are processed by concatenation and scaling of the sub-model currents at the output and 
the supply ports. 
3.3 Pre-emphasis Issue in Modeling 
Being able to model pre-emphasis drivers is important for the simulation of digital 
systems. Pre-emphasis drivers are useful in reducing ISI in high-speed links by adding 
extra high-frequency components to the initial signal to compensate for lossy 
interconnects. Pre-emphasis drivers usually incorporate two additional voltage levels: 
strong high and strong low, in addition to the normal high and normal low voltage levels. 
Pre-emphasis comes into effect during a short period when the input signal transitions 
from one logic state to the other. When the input logic state switches, the output signal is 
first boosted to a strong high (for low to high transition) or strong low (for high to low 
transition) voltage level and stays at this level for a short period. When the input logic 
state continues being the same, the output signal returns to the normal high or normal low 
voltage level. A graphical illustration is shown in Figure 34, where an example of the 
output waveform of a pre-emphasis driver is plotted. 
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Figure 35 – Example weighting function         for a pre-emphasis driver with 
possible down transitions (dashed lines) of different timings. 
Using the above-mentioned modeling approaches, the timing signals are 
concatenated based on the successive input state transitions. These implementations 
assume state transitions are spaced sufficiently in time so that every new state transition 
only appears after the I/O driver has reached its steady state. This condition, however, is 
not satisfied when switched input logic states are shorter than the pre-emphasis duration, 
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due to the presence of multiple high and low levels. A graphical illustration of this 
modeling issue is shown in Figure 35, where the weighting function         is plotted as 
an example. After an up transition, the weighting function         first enters the strong 
high state. The following down transition may start during the strong high state or the 
normal high steady state, since the pre-emphasis effect can last longer than the bit 
duration. As a result, the driver is not guaranteed to be in its steady state at the normal 
high or low level when the new transition appears. As an example, Figure 36 shows a 
graphical illustration of the concatenated timing signal, where the switching timing signal 
is incomplete when the switched input logic states are shorter than the pre-emphasis 











Figure 36 – Concatenation of steady-state switching timing signals for pre-emphasis 
when the switched input logic states are shorter than the pre-emphasis duration. 
Based on the above observations and analysis, it can be concluded that the 
modeling methodologies based on concatenation can suffer from inaccuracy and 
convergence issues when modeling pre-emphasis drivers, which is mainly due to the 
single fixed-pattern weighting coefficients or functions adopted. In the following section, 
we present a black-box behavioral model formulation and extraction procedure for SI and 
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PI analysis, which does not rely on fixed-pattern timing signals but rather uses parametric 
state-aware weighting functions, and is therefore capable of correctly accounting for 
successive input transitions with shorter time separations than pre-emphasis durations. 
Using the proposed model, the modeling of tunable drivers with control parameters is 
addressed as well. 
3.4 Modeling Method 
3.4.1 Model Formulation with State-Aware Weighting Functions 
As concluded above, for pre-emphasis drivers the main issue with previous 
modeling techniques is caused by the limited capability of using single fixed-pattern 
timing signals for capturing the nonlinear dynamics of the transitions between driver 
states with shorter logic switch separations. Therefore, in the proposed model, based on 
the model structure in Section 3.2, the parametric state-aware weighting functions 
       are formulated as: 
   
        
 (  
                    )  (33) 
where 
{
             
                
   
           
(34) 
  denotes the transition direction,       is the time since the transition event starts, and 
  
       
 is the state variable of the weighting function    
    , which represents the pre-
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emphasis state of the driver (strong or normal) at the time point when a certain transition 
happens (this is also the time point at the end of the precedent transition). As an example 
in Figure 35, for transitions occurring during different states, the corresponding switching 
weighting functions have different magnitudes and shapes. Therefore, the state variable 
needs to uniquely indicate the driver state, which can be used by the weighting functions 
to generate the transition weighting signals with proper shapes. On the other hand, as can 
be seen from Figure 35, when logic switching starts during different levels, the transitions 
of the weighting function start from different initial values        
 , which are also the 
values of the weighting function at the end of the previous logic event. Hence, the value 
of the weighting function at the logic switching point can be used as the state variable 
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Figure 37 – FSM graph for the proposed modeling method with state-aware 
weighting functions. 
Another important observation is that the strong level region and the normal 
steady-state level region of the weighting function curves are both flat, and the transition 
 58 
time from strong to normal level is very short (negligible). This allows us to classify the 
transitions into two scenarios (i.e., transition during pre-emphasis and transition during 
steady-state) by comparing the initial value with a threshold. The average of the initial 
values of the two scenarios can be used as the threshold value   
    
, as shown in Figure 
35. In this way, the state variable reduces to a binary-valued variable: 
  
        {
            
    
    
            
    
       (35) 
Based on the new formulations in Equation 33 – Equation 35, the weighting functions are 
no longer single fixed-pattern timing signals. The state variable has a control of the 
shapes of the weighting functions according to the driver state. The resulting driver 
model can be implemented using a FSM graph, as shown in Figure 37. 
3.4.2 Model Representations 
There exist several candidates for the selection of the model representations, 
including piecewise-linear table-formatted models, and parametric models such as 
artificial neural networks. Considering the rich nonlinear dynamic characteristics and 
memory effects exhibited in the driver circuit and the multivariate dependency of the 
tunable driver behavior on the control parameters (discussed below), neural networks are 
adopted as the model representation for this work. In the past, many techniques have been 
proposed to develop behavioral models for nonlinear circuits using neural networks, 























Figure 38 – RNN structure. 
Specifically, for the current sub-models of the ports, RNNs are preferred to 
capture the nonlinear memory effects, as they include feedback paths allowing for better 
emulation of the interaction between the output and input samples of the networks. The 
structure of an RNN including input, hidden and output layers is shown in Figure 38. 
When previous time instances of the ports’ voltage and current are considered, the sub-
models in Equation 30 can be learnt as RNN models: 
          
   (
                         
                            
                    
)  (36) 
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where   is the RNN sampling time step, and   is referred to as the  dynamic order of the 
model, which indicates the number of previous samples to be considered as represented 
by D in Equation 30 which usually has a value of 1 or 2 for typical drivers. An example is 
shown in Figure 39 where piecewise-linear voltage sources with small amplitude noise 
voltages are connected at the driver’s output port and power supply port, and the driver 
input is set high. As shown in Figure 39 (b), when two previous time instances are 
included, the output sub-model current values learnt by the RNN match accurately with 
the transistor-level simulation results. For supply current sub-models, similar results can 
be achieved using RNNs. 
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Figure 39 – (a) Piecewise-linear voltage waveform connected at the driver output. 
(b) Output current from a transistor-level model (solid line) and from RNN model 
(dashed line) for input high. 
On the other hand, for the state-aware weighting functions in Equation 33, since 
   
     does not rely on the previous time instances, there are no feedback paths required 
for the interaction between the input and output samples. Therefore, the use of RNNs is 
not necessary. In this case, FFNNs can provide for effective and flexible modeling 
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capability in capturing the weighting functions. The structure of an FFNN including 
input, hidden and output layers is shown in Figure 40. To capture the nonlinear pre-
emphasis behavior and the influence of the supply voltage, the weighting functions can 
be learnt as FFNN models: 
   
        
      (  
                    )  (37) 
 







Figure 40 – FFNN structure. 
3.4.3 Modeling Flow 
The proposed model can be obtained by carrying out the following key steps. 
1) Dynamic sub-model characterization: In this step, the driver output port and 
supply port are driven properly to obtain the transient voltage and current signals that 
contain the information on the nonlinearities and dynamics of the ports. Figure 41 (a) 
shows the setup required to collect the data for sub-model characterization. Piecewise-
linear voltage sources are connected at the driver output and supply ports at the same 
time to generate the excitation signals. Such driving waveforms can be multilevel signals 
containing different slopes and different transition heights with small amplitude noise 
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voltages added, as shown in Figure 39 (a) [35], [37]. The piecewise-linear excitation can 
mainly provide two types of information: multiple voltage levels capture DC and low-
frequency I-V relation of the driver’s ports; Transition edges capture the fast changing 
dynamic behavior. The small amplitude noise voltages mimic the small voltage 
fluctuation that can be encountered in the simulations. For good characterization, 5-10 
randomly generated voltage levels can be used for the voltage waveform connected at the 
output port, and the slopes of the transition edges should fall in the slope range of the 
switching output waveforms of the driver in the rising and falling direction. At the same 
time, the power supply port characterization waveform contains random voltage levels 
covering the target Vdd variation range (10% of the nominal Vdd value in this work), with 
the transition times similar to the rise and fall times. It is important to note that these 
waveforms need to sufficiently cover the range of operating voltages including the pre-
emphasis effects. Transient analysis is performed for driver input high and low 
respectively to obtain the corresponding current signals at the output and supply ports. 
Once the data are collected, RNN models are trained to learn the sub-models    


















Figure 41 – Test-benches used for the collection of driver responses required for the 
model generation. (a) Transient analysis for the extraction of nonlinear dynamic 
sub-models. (b) Transient analysis for the extraction of state-aware weighting 
functions using input transitions with different intervals. 
2) State-aware weighting function extraction: In this step, the driver input port is 
driven by digital waveforms to obtain the transient voltage and current signals at the 
output and supply ports, which carry information on the input associated switching 
characteristics under pre-emphasis conditions. Figure 41 (b) shows the setup required to 
collect the data for weighting function extraction. The driver output port is connected to a 
load   . Using matrix inversion in Equation 31 and Equation 32, weighting functions are 
extracted using two different loads    and   . A good combination is a resistor for load 
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   and the series connection of a resistor and a     voltage source for load    [37]. For 
each input pattern, this transient analysis is performed for both    and   . Also, in order 
to capture the influence of supply voltage variation on the transition and the pre-emphasis 
behavior, this extraction procedure is performed for multiple     values sampled within 
the maximum dynamic operation range of the supply voltage. In this work, 7 uniformly 
sampled power supply voltage levels within ±10% nominal Vdd value are used. The range 
of Vdd may be changed depending on the amount of power supply variation required to be 
modeled, and the sampled levels can be adjusted accordingly. It is important to note that 
the input digital waveforms used here are not single fixed bit patterns. As discussed 
previously, due to the pre-emphasis effect, transitions occurring in different pre-emphasis 
states start with different initial values, resulting in different weighting function shapes. 
Therefore, the input driving bit patterns consist of two different transition intervals, such 
that one of the intervals is shorter than the pre-emphasis duration to start the transition 
during pre-emphasis and the other interval is longer than the pre-emphasis duration to 
start the transition during steady state. To better illustrate this, an example for capturing 
high-to-low transitions is shown in Figure 42, where shorter and longer switching 
patterns are used as the input. The same approach is applied to low-to-high transitions as 
well. It is worth mentioning that the extraction window length should be large enough for 
the driver to reach its steady state (normal high or low). After the driver has reached the 
steady states, the values of the weighting functions will remain the same. When the 
weighting functions are extracted, their initial values at the logic switching point are 
recorded, and the average of the two initial values are used as the threshold value   
    
. 
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Once the data are collected, FFNN models are trained to learn the state-aware weighting 
functions    















Figure 42 – Example input waveforms with different intervals for the extraction of 
weighting functions for high-to-low transitions (dashed red down transition curves) 
with pre-emphasis effect. 
More voltage levels in the sub-model characterization waveforms will result in 
better accuracy of the trained model in capturing DC and low-frequency behavior, and 
adequate transition edges and small amplitude noise can improve the accuracy in 
capturing high-frequency component. More sampled Vdd levels for weighting function 
extraction will result in better accuracy in capturing the influence of power supply 
voltage on the timing behavior and pre-emphasis. There is a trade-off between the 
characterization accuracy and the amount of data. The example waveforms for sub-
models characterization, and 7 Vdd levels within ±10% nominal value for weighting 
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functions extraction used in this work are good balance. It’s worth mentioning that when 
the target voltage range changes, re-characterization with the corresponding voltage 
range will be needed. 







Figure 43 – Tunable driver with control parameters. 
Table 1 – Functions and value options of the driver control parameters. 
Parameter Function Values 
Ron.pd 
Control the turn-on impedance of the pull-
down device 
34, 40, 48, 60, 
80, 120 
Ron.pu 
Control the turn-on impedance of the pull-up 
device 
34, 40, 48, 60, 
80, 120 
EQ 
Control the rising and falling slew rate and 
pre-emphasis strength (larger number means 
steeper edge and stronger pre-emphasis) 
0, 1, ..., 7 
VOH Control the output swing magnitude 0.5, 0.6 
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Figure 44 – (a) Output waveforms of down transitions for different Ron.pd and EQ 
settings, with Ron.pu = 34. (b) Output waveforms of up transitions for different 
Ron.pu, EQ and VOH settings, with Ron.pd = 34. 
In many state-of-the-art driver designs, behavior of the driver is no longer 
confined to a fixed pattern, but instead is regulated using control parameters. Figure 43 
shows a scenario where, besides the conventional signal ports, the driver has additional 
inputs of control parameters. These parameters control driver behavior, such as pull-up 
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and pull-down characteristics, and pre-emphasis. In this work, an industrial tunable driver 
circuit (provided by Qualcomm Technologies, Inc.) with four control parameters is 
considered. The four control parameters are Ron.pd, Ron.pu, EQ and VOH. Their 
functions and value options are shown in Table 1, which lead to a total of 576 parameter 
combinations. A graphical illustration of their effects is shown in Figure 44. 
To model tunable pre-emphasis drivers, the method discussed in the previous 
sections can be extended to incorporate control parameters. In these cases, the current 
sub-models are not only functions of the current and voltage but also functions of the 
control parameters, Φ, which can be formulated as: 
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)  (38) 
and similarly, the state-aware weighting functions can be written as: 
   
        
      (  
                      )  (39) 
Based on Equation 38 and Equation 39, the modeling flow described can be modified to 
include control parameters. 
3.5 Modeling Examples 
3.5.1 Pre-emphasis Driver with Power Supply Noise 
In this test case, the influence of power supply variation is demonstrated. During 
weighting function extraction, the procedure is performed for multiple     values 
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sampled within the maximum dynamic operation range in real case simulations. Figure 
45 shows an example of a set of extracted output port weighting function      with pre-
emphasis for HIGH-to-LOW transitions, with a supply variation of ±10% nominal     
value. It can be seen that the power supply variation has an influence on both the 
transition delay and the pre-emphasis behavior. 
 
Figure 45 – Extracted output port weighting function     with pre-emphasis for 
HIGH-to-LOW transitions. 
In order to demonstrate the accuracy and efficiency of the proposed model, a 
modeling example is generated using a state-of-the-art industrial driver circuit with pre-
emphasis. The setup for the test cases is shown in Figure 46, where a pre-emphasis driver 
is connected to a 50-Ω transmission line with a length of 50 mm. The transmission line is 
terminated with a load resistor of 60 Ω and a capacitor of 0.7 pF. An extracted PDN 
model in form of R, L and C is used to provide non-ideal power supply. In the analyses, 
the driver is driven by a 500-bit long pseudorandom bit sequence (PRBS) with 268-ps bit 
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period. The transistor-level SPICE simulation data are used to train the model. After 















Figure 46 – Simulation setup for model validation. 
In the test, the voltage waveforms at the supply port and the far-end of the 
transmission line are observed. Figure 47 shows the transient simulation results of the 
behavioral model at the supply port, compared to the responses of the corresponding 
transistor-level model. It can be seen that the power supply variation is captured 
accurately, and a FOM value of 98.35 is achieved. The eye diagram at the far-end of the 
transmission line is shown in Figure 48, where an excellent correlation can be observed 
with a FOM value of 99.83. The non-negligible influence of the supply variation on the 
timing behavior of the pre-emphasis driver is demonstrated using an example shown in 
Figure 49, where the supply variation is not considered for the weighting functions of the 
behavioral model (static weighting functions), and as a result it can be seen that the 
timing accuracy degrades significantly with a reduced FOM value of 99.45. In the 
simulation, the developed behavioral model achieves a speed-up of ~300X. 
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Figure 47 – Voltage waveform at the power supply port from the transistor-level 
model and from the behavioral model. 
 
Figure 48 – Eye diagram at the far-end of the transmission line. Power supply 
variation is considered for the weighting functions of the behavioral model. 
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Figure 49 – Eye diagram at the far-end of the transmission line. Power supply 
variation is not considered for the weighting functions of the behavioral model. 
3.5.2 Validation of State-Aware Weighting Functions with Pre-emphasis 
In this modeling example, the effectiveness of the proposed model with state-
aware weighting functions is validated using the test case in Figure 46. The driver output 
port is connected to a 50-Ω transmission line of 20 mm. At the far-end, the transmission 
line is terminated using a 60-Ω resistor and a 0.7-pF capacitor in parallel. The driver 
supply port is connected to an extracted PDN model which is represented using the 
equivalent resistors, capacitors and inductor to provide non-ideal supply voltage. The 
input signal is a 500-bit long PRBS with 268-ps bit period and with equal rise and fall 
time of tr = tf = 10.72 ps. The driver circuit introduced in the previous section is used with 
the control parameters set as: Ron.pd = 34, Ron.pu = 60, EQ = 4 and VOH = 0.5. In this 
study, the bit cycle is shorter than the pre-emphasis duration. For the driver sub-models, a 
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dynamic order of r = 2 is used. Each RNN contains a hidden layer consisting of 20 
neurons. The RNN sampling time step is 2 ps. The BPTT algorithm with the Levenberg-
Marquardt method is used to train the RNN models [47]. For weighting functions, each 
FFNN contains a hidden layer consisting of 50 neurons. The BP algorithm with the 
Levenberg-Marquardt method is used to train the FFNN models. For all the neural 
networks, hyperbolic tangent function        is chosen to be the nonlinear activation 
function. The transistor-level simulation data is used as the training data. To demonstrate 
the effectiveness of the proposed approach, another model is developed without the use 
of state-aware weighting functions. These models are implemented in Verilog-A and 
simulated using a circuit simulator. For details of the implementation of RNNs and 
FFNNs in Verilog-A, refer to APPENDIX A. 
 




Figure 51 – Eye diagram at the near-end of the transmission line. 
Figure 50 shows the voltage waveforms at the near-end of the transmission line. 
From the figure, mismatch can be observed for the model without state-aware weighting 
functions, which can result in timing inaccuracy of more than 10 ps (3.7% UI). In 
contrast, the results are accurate using the proposed model with state-aware weighting 
functions. Figure 51 shows the eye diagram at the near-end of the transmission line. The 
eye diagram aperture height    and width    are calculated and the errors are computed 
comparing to the transistor-level results as shown in Table 2, which further demonstrates 




Table 2 – Comparison of the eye diagram apertures of the behavioral models 
(reference: transistor-level model). 
Model FOM    (V)    (ps) 
   Error 
(ps) (UI) 
Transistor-level - 0.32 207.1 - - 
Behavioral model 
(state-aware) 
99.24 0.32 206.1 1.0 0.37 % 
Behavioral model 
(non-state-aware) 
97.78 0.32 197.4 9.7 3.62 % 
3.5.3 Tunable Driver Modeling Test Cases 
To test the fidelity and simulation speed for tunable driver modeling with control 
parameters, a more complicated simulation setup under channel reflection and crosstalk 
scenarios is used as shown in Figure 52. In this simulation, multiple identical drivers are 
connected to the channels terminated using capacitors of 0.7 pF and resistors in parallel, 
which bring more significant switching noise at the power supply port and degrade the 
timing performance of the signals. The tunable driver in the previous section is used here. 
The supply ports of the drivers are connected to the PDN model as used above. Each 
















Figure 52 – Simulation setup under channel reflection and crosstalk scenarios. 
For validation, test cases are generated using three different settings of the control 
parameters. These parameter combinations are selected among the combinations with the 
highest training errors. The corresponding parameter values and loading conditions are 
listed as follows:  
1) In case 1, the control parameters of the drivers are set as: Ron.pd = 34, Ron.pu = 
34, EQ = 0 and VOH = 0.6. The load resistor is 34 Ω.  
2) In case 2, the control parameters of the drivers are set as: Ron.pd = 120, Ron.pu = 
60, EQ = 7 and VOH = 0.6. The load resistor is 60 Ω.  
3) In case 3, the control parameters of the drivers are set as: Ron.pd = 34, Ron.pu = 
34, EQ = 5 and VOH = 0.6. The load resistor is 34 Ω. 
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Figure 53 – Voltage waveforms at (a) power supply port and (b) channel port 2B, in 
test case 1. 
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Figure 55 – Voltage waveforms at (a) supply port and (b) channel port 2B, in test 
case 3. 
The voltage waveforms at the supply port and the channel port 2B are plotted. 
Figure 53, Figure 54 and Figure 55 show the transient simulation results of the behavioral 
model, compared to the responses of the transistor-level model. The corresponding eye 
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diagram performance is measured and the aperture height and width are shown in Table 
3. In these cases, good agreement can be observed between the behavioral model and the 
transistor-level model. To assess speed-up, the simulations were done using the same 
computer. For each test case, the CPU time for the transistor-level model was around 
3150 min, whereas the corresponding time for the proposed model was around 9 min. A 
simulation speed-up of ~350X has been achieved. 
For sub-model characterization, 1152 (576 combinations * 2 sub-models) sets of 
waveform were generated. For weighting function extraction, 32256 (576 combinations * 
2 loads * 4 transitions * 7 Vdd levels) sets of waveform were generated. With the large 
amount of training data for tunable driver (5040000 samples for each RNN and 3233664 
samples for each FFNN), the training of each RNN and FFNN costs 10 ~ 20 hours using 
Intel 2.2 GHz Xeon E5-2699 v4 CPU without GPU acceleration (With GPUs the training 
time can be reduced effectively). The training processes for the output port and power 
supply port are independent, and can be done in parallel. Considering the long simulation 
time of the transistor-level model (2.2 days for a test case with tunable drivers), the 
training time of this one-time model generation process is acceptable, since the developed 
model can be used repetitively in various simulations. Training strategies such as 
gradually increasing data size during training and data reduction in preprocessing can 





Table 3 – Comparison of the eye diagram apertures of the proposed behavioral 






   
(V) 
   
(ps) 
   Error CPU 
time 
(min) (ps) (UI) 
Transistor-
level 
Case 1 - 0.2 167.3 
- - ~ 3150 Case 2 - 0.2 157.7 
Case 3 - 0.2 171.8 
Proposed 
Case 1 99.00 0.2 168.4 1.1 0.41 % 
~ 9 Case 2 98.62 0.2 153.4 4.3 1.60 % 
Case 3 99.06 0.2 170.0 1.8 0.67 % 
3.6 Summary 
In this chapter, a technique is presented for the time-domain behavioral modeling 
of tunable I/O drivers with pre-emphasis including power supply noise. The modeling 
method using state-aware weighting functions has been proposed to facilitate the 
concatenation modeling scheme when switched input logic states are shorter than the pre-
emphasis duration. FFNNs and RNNs are used to capture the nonlinear dynamic behavior 
associated with driver state transitions and ports’ current-voltage relations. The modeling 
of tunable driver circuits with control parameters has been demonstrated. The accuracy 




CHAPTER 4. MODELING OF I/O DRIVERS UNDER 
OVERCLOCKING CONDITIONS 
4.1 Introduction 
In high-speed link design, behavioral models of I/O drivers are widely used for 
faster simulation. As the data rate keeps increasing, being able to accurately simulate 
drivers under overclocking conditions is becoming an emerging requirement for 
behavioral driver models. 
In the past, different driver models have been developed. In these behavioral 
models, the I-V relations are captured for HIGH and LOW logic states separately, and 
timing signals or weighting functions are generated to mimic the switching behavior of 
the driver circuit from digital to analog signals. Among the existing models, the IBIS 
model is a popular industry standard behavioral model for driver simulations. However, 
the IBIS model suffers from significant inaccuracy issue when the driver is overclocked 
as demonstrated in [40], [58] and [59]. To address the overclocking issues, approaches in 
[40], [58] and [59] assume a low-pass filter approximation of driver’s input stages to 
generate timing coefficients. However, this idealized scheme can bring in inherent 
approximation inaccuracy. Furthermore, the fidelity of the model based on this 
approximation scheme is limited by the data rate. When the data rate is higher than a 
certain level, a new model must be developed as discussed in [59]. In [60], a simple 
mechanism is introduced to generate the necessary weighting functions under 
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overclocking conditions through realignment. However, as shown later in this chapter, 
this method suffers from accuracy degradation when data rate is high. 
In this chapter, a transition-variational behavioral model of I/O drivers is 
discussed for overclocking simulation. The driver behavior under overclocking 
conditions is investigated. The corresponding weighting function response surface is 
presented, which demonstrates the insufficiency of the previous approaches in [34]-[39], 
[60] that use fixed timing signals extracted under normal operating conditions only. The 
presented model addresses the modeling of overclocking behavior by using transition-
variational weighting functions (TVWFs) along with a transition variable. The weighting 
coefficients can be well captured for different overclocking scenarios. The corresponding 
model extraction flow is presented. Using the proposed TVWFs, the driver input signal is 
processed during run-time by a FSM algorithm which can be implemented in the widely 
supported hardware description languages such as Verilog-A. Modeling examples using 
commercial driver circuit show that the proposed model is able to capture the driver 
behavior accurately under both normal operation and overclocking conditions, and reduce 
the simulation time. This chapter is focused on the two-port driver modeling for SI 
analysis but can be extended to a multi-port model including power supply noise. 
4.2 Model Overview 
The design of I/O driver circuits of CMOS technology is generally based on 
cascaded structure of multi-stage logic gates. The output stage is the interface between 
the inner circuit parts (e.g. input stages) and the load outside (e.g. transmission line 
channels), which generates pull-up and pull-down currents with upper and lower 
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transistor devices. The switching of the output stage is controlled by the precedent stages 
based on the input logic patterns. The pull-up and pull-down admittances exhibit 
nonlinear dynamic behavior, and can be represented as: 
{
                 
                 
  (40) 
where    and    are the output current sub-models of the driver at LOW (‘0’) and HIGH 
(‘1’) logic states, respectively. The sub-models can be expressed as functions of the 
output voltage     . These functions,       and      , can be implemented as look-up 
tables or captured using spline functions or artificial neural networks. Note that for two-
port models, the power supply voltage remains constant, and thus is not included in 
Equation 40. 
At any time point during the simulation, the total output current is a weighted 
summation of the two sub-models: 
                                 (41) 
where    and    are the weighting functions that capture the switching dynamics of the 
input stages. To obtain the weighting functions, the driver output can be connected to two 
different loads    and    while the driver input is fed with LOW-to-HIGH and HIGH-to-
LOW switching patterns [36], [37]. The extraction of the weighting coefficients at each 
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A state-machine algorithm can be implemented to generate adequate weighting 
coefficients in real-time using the concatenation scheme based on the input switching 
event occurrence. Once the sub-models and weighting functions are obtained, the driver 




















Figure 56 – Behavioral model structure for I/O drivers. 
4.3 Overclocking Issue 
As the demand for fast data transfer increases, the data rate of high-speed links is 
becoming higher and higher, which results in a shorter bit duration. On the other hand, 
after each logic switching event occurs, the I/O driver circuit needs a certain time interval 
to reach the steady state. A next logic switching event appearing beyond this time interval 
allows a proper transition on the analog side of the driver. However, when the bit 
duration is shorter than this interval, the driver does not have enough time to reach steady 
state, which leads to overclocking. Figure 57 shows an example of the output voltage 
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waveform simulated under overclocking conditions, where the Micron EDY4016AABG 
driver is loaded with a 50-Ω resistor. When the driver is overclocked, the rising and 
falling edges of the output signal are distorted as well as the voltage level. These effects 
will further degrade the SI performance of the high-speed link such as eye height and 
width. Therefore, it is beneficial to be able to accurately modeling the overclocking 
behavior. 
 
Figure 57 – Example driver output waveform under overclocking conditions. 
As illustrated in Equation 41, the switching behavior is captured using weighting 
functions, and the generation of continuous weighting coefficients relies on the 
concatenation scheme based on the input signal, as shown in Figure 58. In the previous 
approaches in [34]-[39], [60], the implementation of the concatenation assumes that the 
separation of two successive transitions are long enough in time such that posterior 
switching events only occur when the I/O driver circuit is in steady state. However, under 
overclocking conditions, this assumption is not satisfied, since transitions can occur 
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before steady state, as illustrated in Figure 59. Thus, any modeling approaches based on 
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Figure 59 – Transitions of the weighting function under overclocking conditions. 
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In order to overcome this limitation, it is necessary to investigate the behavior of 
the weighting functions when the driver is overclocked. For this purpose, weighting 
function    is extracted and plotted as shown in Figure 60, where the input of a Micron 
EDY4016AABG driver is excited using input patterns with different transition 
separations ranging from 100 ps to 500 ps. Note that here the delay between the driver 
input and last stage is removed, and the input waveform and    waveform are realigned. 
It can be seen from Figure 60 (b) that the driver enters overclocking conditions when the 
transition separation is less than 250 ps. In the overclocking region, the weighting 
function is no longer a fixed-pattern signal. The peak value of the weighting function is 
reduced due to the fact that the driver does not have enough transition time to reach the 
steady state. Moreover the transition edge of the weighting function is shifted resulting in 
variable I/O delay. A similar behavior can be observed for weighting function   . The 
degree of distortion increases with the overclocking data rate. The modeling of 
overclocked drivers will not be successful, unless this distortion is correctly captured. 
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Figure 60 – (a) Input patterns with different transition separations. (b) Extracted 
weighting function  . 
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In the following section, a transition-variational model is presented for the 
modeling of I/O drivers under overclocking conditions. Instead of fixed-pattern timing 
signals, the proposed model relies on the use of TVWFs, allowing for the modeling of 
variably distorted transition behavior. 
4.4 Transition-Variational Model 
4.4.1 Model Formulation with TVWFs 
Based on the above discussion, the driver input stages exhibit much more 
dynamics under overclocking conditions. The existing parametric modeling approaches 
suffer from inaccuracy issues due to the incapability of their weighting coefficients 
generation mechanisms. In order to overcome this modeling difficulty, a dynamic 
weighting functions generation mechanism is proposed, based on the model structure in 
Equation 41. In the new model, the formulation of the proposed TVWFs        can be 
expressed as: 
                             (43) 
where 
{
     
     
  (44) 
            is the transition time since the current switching event occurs,     is the 
transition variable, and  denotes the transition direction (i.e., r for LOW-to-HIGH and f 
for HIGH-to-LOW transitions). 
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In Equation 43, transition variable     is a key parameter that introduces 
flexibilities to the weighting functions for capturing the additional dynamics of the 
overclocked driver behavior. The transition variable records the overclocking status every 
time a logic switching event happens. As shown in Figure 59 and Figure 60, in different 
overclocking status, the corresponding weighting functions start from different switching 
points, and their transition shapes, peak values and delays vary as well. Therefore, in 
order to generate the weighting functions of the correct forms, the transition variable 
must uniquely indicate the overclocking status at the current switching point. Based on 
this analysis, good candidates for transition variable can be the weighting function values 
at the switching points (if the transition edges of the weighting functions are 
monotonically increasing or decreasing until steady states) or the transition separation τ 
between the current and precedent switching events (as shown in Figure 58). In this work, 
the transition separation τ is used as the transition variable. 
Let         denote the maximum length of the window for the extraction of the 
weighting functions.         should be longer than the time needed to complete the 
transition. After        , the driver reaches steady state and the weighting functions 
remain constant, as shown in Figure 58. The behavioral model of the driver output port 
using the proposed TVWFs is expressed as: 
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  (45) 
The corresponding weighting function concatenation algorithm is illustrated using a FSM 
graph as shown in Figure 61. Using the proposed method, the timing signals are no 
longer restricted to the fixed transition patterns between steady states. The use of the 
transition variable in the TVWFs along with the proposed concatenation scheme enables 
the behavioral model to identify the overclocking status of the driver and generate correct 
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Figure 61 – FSM graph for the proposed modeling method using TVWFs. 
Based on the proposed model formulation, appropriate mathematical model 
representations can be selected for the implementation of sub-models and weighting 
functions, such as table-formatted models, and parametric models including artificial 
neural networks. It is important to note that the proposed model is a general approach that 
is independent of the form of model representations. Details of the FSM algorithm and 
model implementation in Verilog-A are discussed in the APPENDIX B. 
4.4.2 Modeling Process 
The key steps to generate the proposed behavioral model are listed as follows:  
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1) Dynamic sub-model characterization: This step is designed to capture the I-V 
relations of the sub-models for HIGH and LOW logic states, respectively. A preferred 
approach is to drive the output port of the driver properly to obtain the output current and 
voltage waveforms using a piecewise-linear voltage source, with the driver’s input set to 
HIGH or LOW voltage. The driver’s nonlinearities and dynamics are embedded in these 
time-domain signals which should be captured by the generated sub-models. The driving 
waveforms of the voltage source can be multi-level signals containing different transition 
slopes and heights, which can sufficiently cover the possible voltage range. More details 
about the driving signals and the setup required for data collection can be found in [36] 
and [37]. 
2) TVWFs extraction: After the sub-models are characterized, the weighting 
functions should be extracted to capture the switching behavior of the driver circuit. 
Figure 62 shows the transient analysis setup required to collect the data for weighting 
coefficients extraction. In this step, the driver’s input port is driven by switching patterns 
and the current and voltage waveforms at the output port are recorded. In order to extract 
the weighting functions through inversion of Equation 42, for each input pattern, the 
transient analysis should be performed using two different loads    and    connected to 
the output port, as discussed in [36] and [37]. The input waveforms used in this step are 
not fixed patterns but patterns with different transition separations instead. To properly 
excite the transition dynamics of the driver circuit under overclocking conditions, the 
input waveforms should perform a sampling of the input switching pattern space (as 
shown in Figure 60 (a) for HIGH-to-LOW transition). The transition separations should 
cover the range from the shortest possible bit duration to the time needed for a complete 
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transition. Separations larger than this range are not required to be considered, since the 
weighting functions remain the same for the transitions occurring after the driver has 
reached steady states. The same process applies to both LOW-to-HIGH and HIGH-to-
LOW transitions. When extracting, the propagation delay between the driver input and 
output should be calculated, and the extraction window should be shifted accordingly to 
start at the switching point of the weighting functions, as shown in Figure 58. The 
extracted weighting coefficients along with the recorded transition variable values (e.g., 
transition separation values) are used to generate the weighting functions in Equation 43. 
Driver
iout(t) vout(t)





Figure 62 – Transient analysis setup used for the collection of data required for the 
extraction of weighting functions. 
4.5 Modeling Examples 
In this section, the accuracy and efficiency of the proposed model are validated 
under normal condition and overclocking condition using the Micron EDY4016AABG 
driver circuit (nominal          ). As demonstrated above, the driver enters 
overclocking conditions when the bit cycle duration is less than 250 ps. The simulation 
data from the transistor-level driver model is used to generate the behavioral model and 
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used as the reference waveforms for model validation. The simulations are done using an 
Intel 2.4 GHz Xeon CPU. 
4.5.1 Test Case under Normal Condition 
A behavioral model with TVWFs is developed for the target driver circuit 
following the formulation and modeling procedure in Section 4.4. Considering the rich 
nonlinear dynamics and memory effects in the I-V relations of the driver’s output port, 
RNNs are selected as the model representations for the sub-models. Specifically in this 
work, the RNNs of the nonlinear autoregressive network with exogenous inputs (NARX) 
type are used [54]. A time step of 2 ps is used for the post-processing of the simulation 
waveforms for RNN training. Each RNN has a single hidden layer of 10 neurons. For the 
extraction of weighting functions, a 50-Ω resistor is used as   , and the series connection 
of a     voltage source and a 50-Ω resistor is used as   . The extracted TVWFs are 
implemented using look-up tables. The one time modeling process is done in 10 minutes. 








Figure 63 – Simulation setup for model validation using transmission line. 
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The simulation setup for model validation is shown in Figure 63, where the driver 
circuit is connected to a 50-Ω transmission line of 50 mm. The far-end of the 
transmission line is terminated using a 60-Ω resistor and a 1-pF capacitor in parallel. The 
input port of the driver is driven by a 500-bit long PRBS. The bit period is 500 ps, which 
allows the driver to work under normal condition. The rising and falling time is 10 ps. 
 
Figure 64 – Simulated voltage waveforms from the transistor-level model and the 
proposed model at the near-end of the transmission line. 
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Figure 65 – Eye diagrams from the transistor-level model and the proposed model 
at the near-end of the transmission line. 
Figure 64 shows the time-domain voltage waveform at the near-end of the 
transmission line. It can be seen from the figure that the waveforms from the transistor-
level model and the proposed model match very well. The near-end eye diagrams are 
plotted as shown in Figure 65. The aperture height (ΔV) and width (ΔT) are measured 
and compared as shown in Table 4, which further demonstrates the fidelity and efficiency 





Table 4 – Eye diagram performance and efficiency evaluation for normal condition 
test case (reference: transistor-level model). 
Model FOM    (V)    (ps) 




Transistor-level - 0.3 392.4 - - 615.03 
Proposed model 
(TVWFs) 
99.87 0.3 391.2 1.2 0.2 % 9.19 
4.5.2 Test Case under Overclocking Condition 
In this test case, the driver modeling performance is validated under overclocking 
condition. The same simulation setup in the previous test case is used. The driver input is 
driven by a 500-bit long PRBS. Here the bit duration is set to 180 ps, which is much 
shorter than the normal case, making the driver circuit work under overclocking 
condition. 
To demonstrate the effectiveness of the proposed model, another driver model is 
developed without the use of TVWFs. This non-TVWFs model is generated using the 
method in [60], where overclocking is handled through timebase realignment with fixed-
pattern weighting functions extracted under normal transition conditions. 
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Figure 66 – Simulated voltage waveforms at the far-end of the transmission line 
from the transistor-level model, the proposed model (TVWFs) and the non-TVWFs 
behavioral model. 
Both of these two behavioral models are simulated and compared to the transistor-
level driver model using the same setup. The voltage waveforms at the far-end of the 
transmission line are shown in Figure 66. In the figure, the simulation results from the 
proposed model and the transistor-level model are in good agreement, whereas the non-
TVWFs model fails to accurately predict the waveform in the overclocking region. 
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Figure 67 – Eye diagrams at the far-end of the transmission line from the transistor-
level model and the proposed model (TVWFs). 
 
Figure 68 – Eye diagrams at the far-end of the transmission line from the transistor-
level model and the non-TVWFs behavioral model. 
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The far-end eye diagram is plotted in Figure 67 for the proposed model, which 
visually matches well with the transistor-level results. On the contrary, significant 
mismatch can be observed for the non-TVWFs model, as shown in Figure 68. To 
quantify the modeling performance, the apertures and simulation time are measured as 
shown in Table 5. Using the proposed model, the ΔT error is reduced significantly from 
24.6 ps (13.7% UI) to just 1.1 ps (0.6% UI), which confirms the effectiveness of the 
proposed TVWFs model for overclocked driver modeling. At the same time, the 
simulation is accelerated by a factor of ~72 compared to the transistor-level model. 
Table 5 – Eye diagram performance and efficiency evaluation for overclocking 
condition test case (reference: transistor-level model). 
Model FOM    (V)    (ps) 




Transistor-level - 0.22 73.3 - - 313.23 
Proposed model 
(TVWFs) 
99.54 0.22 72.2 1.1 0.6 % 4.32 
Behavioral model 
(non-TVWFs) 
97.24 0.22 98.0 24.6 13.7 % 4.28 
4.6 Summary 
In this chapter, a transition-variational behavioral model is proposed for the time-
domain I/O driver modeling under overclocking conditions. TVWFs are proposed to 
capture the overclocked transition behavior of the driver’s input stages. The weighting 
coefficients can be generated appropriately for different overclocking scenarios. The 
corresponding modeling procedure is presented. As a black-box approach, the resulting 
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model also protects the intellectual property of the driver circuit design. The proposed 
model can be implemented as a Verilog-A module, which makes it compatible with many 
existing simulation tools. Modeling examples using commercial driver circuit 
demonstrated the accuracy and speed-up of the proposed model for both normal operation 
and overclocking simulations. 
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CHAPTER 5. CONCLUSION AND FUTURE WORK 
With the increasing complexity of circuit designs, behavioral models are in 
demand for replacing transistor-level circuit models to achieve faster simulations. 
Behavioral models have reduced complexity compared to the original circuit, and thus 
require less CPU time. The simulation speed-up allows circuit designer to extensively 
explore the circuit design space during the initial development phase for optimized 
solutions, and reduces the time-to-market. On the other hand, behavioral models 
developed using black-box approaches do not reveal any internal design information of 
the circuit which is an advantage in terms of IP protection. 
As discussed in this dissertation, the challenges for modeling oscillators and I/O 
drivers lie in the following aspects: First, a modeling method that can accurately capture 
the frequency-related information is required for oscillators, especially with trapezoidal 
waveform shapes. Second, modern I/O driver design with emerging features such as 
tunable control parameters and with pre-emphasis need to be considered, and I/O drivers 
with high data rates require improved modeling accuracy. Third, models suffer from 
degraded accuracy under overclocking conditions when the I/O drivers are excited with 
even higher data rates. To address these challenges, several behavioral modeling 
techniques are developed in this dissertation. Specifically, in Chapter 2, AugNNs are 
presented, which use periodic units proposed for oscillators. The proposed AugNNs can 
accurately mimic the oscillatory behavior. Furthermore, AugNN-based models are 
discussed which take into account the I/O behavior when buffers are included in 
oscillator circuits. In Chapter 3, behavioral model for tunable I/O drivers with pre-
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emphasis is discussed, where the nonlinear dynamics are captured using RNNs and 
FFNNs. A behavioral model is developed for I/O drivers under overclocking conditions 
where the transition distortion is captured using transition-variational weighting functions 
in Chapter 4. All the proposed models are validated using transistor-level models. The 
simulation results indicate the good accuracy and efficiency of the proposed modeling 
methods. 
5.1 Contributions 
The contributions of the dissertation are summarized as follows.  
 Steady-State Model of Oscillator with Constant Frequency A novel technique 
is presented for the steady-state time-domain behavior modeling of fixed-
frequency oscillators using AugNN. In the proposed method, a FFNN with a 
periodic unit is developed to capture the periodicity of the oscillatory output 
waveform. Time step values are used as an input to the neural network to learn the 
phase information of the oscillation. The formulation of the corresponding 
training method is developed. The proposed model is not limited to the shapes of 
the target waveforms. The modeling of multi-phase oscillator is also addressed. 
 Steady-State Model of VCO This work proposes time-domain steady-state 
behavioral model of VCOs. An AugNN with voltage-controlled periodic unit is 
developed which can accurately capture the voltage-frequency relation of the 
time-domain waveform. Inside the periodic unit, a second FFNN is used to map 
the control voltage to the instantaneous frequency. The associated training method 
is proposed. As opposed to the state space model, the proposed model generates 
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the output of a VCO explicitly using the AugNN and avoids solving system of 
differential equations. 
 Modeling of Oscillators with Output Buffers With output buffer being part of 
an oscillator circuit, the behavior of the buffer needs to be incorporated into the 
modeling of the entire oscillator design. For this purpose, AugNN-based models 
are proposed for fixed-frequency oscillators and VCOs, where the oscillatory 
current-voltage relation of the output port can be accurately captured. In the 
proposed model, the nonlinear dynamic behavior of the output buffer is taken into 
account using RNNs, and an AugNN with multiple output units is used to capture 
the oscillatory weighting functions controlling the transitions of the buffer. 
Modeling examples show the fidelity of the reproduced waveforms from the 
model when different loads are used. 
 Behavioral Modeling of Pre-emphasis Drivers The nonlinear behavioral 
modeling of pre-emphasis drivers including power supply noise is proposed, 
where state-aware weighting functions are used to accurately capture the 
transitions between pre-emphasis and steady states. The effects of power supply 
variation on the pre-emphasis behavior are demonstrated. The proposed model 
relies on parametric power-aware weighting functions that control the transitions 
of driver’s output stage. Using the model extraction method introduced, the 
dynamics and nonlinearities of the driver’s output and power supply ports are 
captured using RNNs, and the power-aware weighting functions are implemented 
using FFNNs. The model takes into account power supply induced jitter and thus 
can be used for SI and PI co-simulation. 
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 Tunable Driver Modeling In modern driver designs, advanced features emerge 
including the tunable characteristic with control parameters. The modeling of 
tunable drivers with pre-emphasis is addressed, where the behavior of tunable 
parameters are captured in a single model using neural networks. By doing so, the 
predominant nonlinear dynamic characteristics and memory effects of the driver 
circuit are modeled accurately, and the multivariate dependency (i.e., output and 
supply voltages, control parameters, etc.) of the driver behavior can be captured 
properly, making use of the advantages of neural networks. This also provides a 
more convenient approach compared to separately modeling a large number of 
control parameter combinations.  
 Overclocked Driver Modeling A transition-variational behavioral model of I/O 
drivers is proposed for overclocking simulation. The driver behavior under 
overclocking conditions is investigated. The corresponding weighting function 
response surface is presented, which demonstrates the insufficiency of the 
previous modeling approaches that use fixed timing signals extracted under 
normal operating conditions only. The proposed model addresses the modeling of 
overclocking behavior by using TVWFs along with a transition variable. The 
weighting coefficients can be well captured for different overclocking scenarios. 
The corresponding model extraction flow is presented. Using the proposed 
TVWFs, the driver input signal is processed during run-time by a FSM algorithm 
which can be implemented in the widely supported hardware description 
languages such as Verilog-A. The proposed model is able to capture the driver 
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behavior accurately under both normal operation and overclocking conditions, 
and reduce the simulation time. 
5.2 Future Work 
1. Power-Aware Modeling of Oscillators  
When power supply is non-ideal, the supply voltage is no longer at a 
constant level, but can vary. This supply voltage variation will affect not only the 
shape of the output waveform but also the oscillation frequency. To capture this 
influence, a model that takes into account the variation of supply voltage is 
needed.  
The modeling approaches can be based on the AugNNs proposed in this 
dissertation. Specifically, for single-frequency oscillators, the frequency 
parameter inside the periodic unit of the AugNN should be a function of the 
supply voltage, which can produce the normalized oscillation phase under supply 
variation. The phase and supply voltage can then be used as the input to the FFNN 
to generate the corresponding output waveform. For VCOs, the instantaneous 
frequency should be controlled by both control voltage and supply voltage, which 
can be used as the input to the second FFNN inside the periodic unit. The phase, 
control voltage and supply voltage can then be used as the input to the main 
FFNN to generate the output waveform. Based on these modeling approaches, the 
corresponding training data generation scheme, training method and modeling 
procedure should be developed.  
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2. Transient Behavioral Modeling of Oscillators  
When an oscillator is activated, there can be transient section before the 
oscillator goes into steady state. In the transient part, the amplitude of oscillation 
changes gradually from zero to the steady-state amplitude as shown in an example 
in Figure 69. 
 
Figure 69 – Example transient waveform of an oscillator. 
Because of the changing amplitude, the models developed for steady-state 
oscillators cannot be applied directly to transient behavioral modeling, since the 
steady-state models assume constant oscillation amplitude. To address the 
transient behavioral modeling of oscillators, possible approaches can be: 1. In the 
transient section, the output of the oscillator depends on not only the oscillation 
phase but also the previous output samples. To model the transient behavior of 
oscillators, previous time instances can be considered. 2. Decompose the 
oscillator waveform into transient and steady-state domains, and develop sub-
models for different domains, respectively. 
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3. PAM-4 Driver Modeling  
For high speed data transmission, four-level pulse amplitude modulation 
(PAM-4) is overtaking non-return to zero (NRZ) because of the bandwidth 
advantage. In the earlier work, it has been shown that state transitions and 
nonlinear output characteristics of I/O drivers can be captured quite well using 
proper mathematical model representations. However, what has been 
demonstrated in the literature cannot be directly applied to driver circuits with 
differing switching schemes as in PAM-4 signaling. The problem arises because 
the state transitions for PAM-4 drivers are quite different with multiple output 
voltage levels as shown in Figure 70. 
 
Figure 70 – Multi-level encoding and eye diagram in PAM-4 signaling. 
However, it has been demonstrated in the previous section that parametric 
models can be flexible and quite powerful in modeling port current behavior. 
Therefore a modeling framework for PAM-4 drivers can be developed by 
capturing all the state transitions using proper mathematical representations and 
model components starting from its fundamental behavior. Before an appropriate 
model structure can be proposed, the general circuit structures of PAM-4 drivers 
must be investigated and analyzed. A modeling method that can accurately 
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capture the transitions between multi-level signals is needed and the 
corresponding parametric modeling framework can be developed. 
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APPENDIX A. OSCILLATOR MODEL IMPLEMENTATION 
The oscillator behavioral model can be implemented as a Verilog-A module with 
three ports, i.e., p_in, p_out and p_gnd. Ports p_in and p_out represent the VCO’s input 
(control voltage) and the circuit’s output, respectively, and p_gnd represents the ground 
port which is used as the reference port when calculating the port voltages. In the 
declarations of the module, constants such as the weights and biases of the neural 
networks and the normalization constants are defined. The body of the module’s 
behavioral description between the begin and end keywords contains the definition of the 
equations describing the neural networks, as well as the associated normalization and de-
normalization. For neural networks that use hyperbolic tangent function tanh() as the 
activation function, the nodes in a hidden layer can be implemented as follows: 
                                 
                                 
                    
                                                               
                       
 
where x1, x2, ..., xn are the values of the nodes in the precedent layer, w_node_i[1:n] is 
the vector containing the weights of the connections to the ith node, h_node[i], in the 
current layer and b_node_i is its bias. The output layer can be implemented in a similar 
format. 
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For AugNN, to obtain the folded phase, the integral of the total oscillation phase 
and the modulus operation in the periodic unit can be implemented using the Verilog-A 
built-in idtmod function: 
                                       
where inst_f is the instantaneous frequency, and p0 is the initial phase. 
For output current sub-models, RNN models are used. In order to obtain the 
previous time samples, internal nodes are defined in the module declaration part as: 
                                         
                                       
                                       
 
Here, vout_dr, iH_dr and iL_dr represent the previous time samples of the output voltage 
and sub-model currents with a delay of r sampling steps of delta_t. A good approach to 
acquire their values can be implemented using the Verilog-A built-in ddt function in a 
concatenated manner: 
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Once the neural networks for the weighting functions and the sub-models are 
defined, the behavioral model can be implemented based on Figure 26. 
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APPENDIX B. OVERCLOCKED DRIVER MODEL 
IMPLEMENTATION 
The proposed transition-variational model can be implemented as a Verilog-A 
module. In this work, RNNs are used as the mathematical representation of the output 
current sub-models. Details on implementing neural networks in Verilog-A can be found 
in [57]. The FSM algorithm for the weighting functions that process the input signals in 
real-time can be implemented as shown in Table 6. 
Table 6 – Model implementation in Verilog-A. 
module driver(in, out, gnd); 
- Declare ports, variables and nodes 
analog begin 
    V(in_delay, gnd) <+ absdelay(V(in, gnd), io_delay); 
   @(initial_step) begin 
       if (V(in_delay, gnd)<vin_threshold) begin 
           driver_state = -1; 
       end else begin 
           driver_state = 1; 
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       end 
   end 
   @(cross(V(in_delay, gnd)-vin_threshold, +1)) begin 
       t_cross = $abstime; 
       if (driver_state == -2) begin 
           transition_variable = t_cross - t_pre_cross; 
       end else begin 
           transition_variable = t_window; 
       end 
       t_pre_cross = t_cross; 
       driver_state = 2; 
   end 
   @(cross(V(in_delay, gnd)-vin_threshold, -1)) begin 
       t_cross = $abstime; 
       if (driver_state == 2) begin 
           transition_variable = t_cross - t_pre_cross; 
       end else begin 
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           transition_variable = t_window; 
       end 
       t_pre_cross = t_cross; 
       driver_state = -2; 
   end 
   case (driver_state) 
       -2 : begin // HIGH-to-LOW transition 
           t_transition = $abstime - t_cross; 
           - calculate: w0 = Gf,0(t_transition, 
transition_variable) 
           - calculate: w1 = Gf,1(t_transition, 
transition_variable) 
       end 
       -1 : begin // Initial state LOW 
           - calculate: w0 = Gf,0(t_window, 
transition_variable) 
           - calculate: w1 = Gf,1(t_window, 
transition_variable) 
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       end 
       1 : begin // Initial state HIGH 
           - calculate: w0 = Gr,0(t_window, 
transition_variable) 
           - calculate: w1 = Gr,1(t_window, 
transition_variable) 
       end 
       2 : begin // LOW-to-HIGH transition 
           t_transition = $abstime - t_cross; 
           - calculate: w0 = Gr,0(t_transition, 
transition_variable) 
           - calculate: w1 = Gr,1(t_transition, 
transition_variable) 
       end 
   endcase 
   - calculate: i0 = F0(V(out, gnd)) 
   - calculate: i1 = F1(V(out, gnd)) 
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